Abstract-Accurate high-frequency interconnect models are needed for the precise estimation of signal delays, crosstalk, and energy losses in complex on-chip communication structures, such as hierarchical bus architectures and networks-on-chip. In this paper we introduce a computationally-efficient wide-bandwidth characterization method based on an incremental extrapolation of S-parameters for arbitrary interconnect structures. Our method defines a systematic set of a priori parameter extractions and performs on-demand multistep extrapolations for interconnect segments with specified wire length, widths, spacings, metal layer, and neighboring routing information. Experimental evaluations show a maximum absolute error of less than 2·10 −2 (magnitude) and 7 degrees (angle) between our model and an industry-standard full-wave field simulator for a 90-nm CMOS process. We consistently enforce the passivity of the admittance matrices for each set of measured or generated parameters to eliminate the possible errors introduced during parameter measurements and extrapolation. Circuit-level simulations with the extrapolated model show a maximum signal delay error of less than 12.5% across multiple metal layers and wire configurations.
I. INTRODUCTION
At gigahertz frequencies, bus data and clock signals in integrated circuits are entering the microwave-specific range and the global on-chip interconnects become a more and more critical bottleneck in the global system performance [1] , [2] . In addition, important signal quality drops generated through skin effects and dielectric losses augment with the frequency and cannot be ignored anymore in the present interconnect wires. Thus, with increasingly high integration scales, the electrical performance of interconnects must be accurately characterized, modeled, and seamlessly integrated into IC design flows.
Interconnect models have traditionally evolved from simple, lumped capacitance, through lumped and distributed RC, until the state-of-the-art transmission-line distributed RLCG chains. Inductively and capacitively coupled, distributed RLCG models are today generally preferred [3] - [5] , as they provide a good tradeoff between accuracy and model complexity. These models are designed to enclose high-frequency effects, they achieve a perfect circuit-level compatibility with simulators, and are fast to simulate. Nevertheless, they assume coupled mutual inductances between all the segments from all chains, therefore their complexity increases exponentially with the number of cascaded segments.
Full-wave characterization methods [4] are ideal for accurate wide frequency-range modeling purposes, as they rely on a direct discretization of Maxwell's equations and find a numerical solution at every frequency. Such methods include differential-based approaches, such as either frequencydomain finite element solvers [6] or time-domain finite difference solvers [7] , and integral-based techniques, such as the method of moments [8] and the partial element equivalent circuits (PEEC) [4] . The complexity implied by the discretization and numerical solving of Maxwell's equations in differential or integral form is requiring however a substantial computational overhead [4] . Hence, while holding the highest accuracy, these methods are not directly applicable for interconnect synthesis applications, unless a method exists to extract fast characterizations of arbitrary interconnect segments.
We propose here a novel approach with limited complexity and exhibiting a modeling performance close to the precision of a field simulator. Our method consists of an incremental extrapolation technique for generating a set of S-parameters for an arbitrary interconnect segment in a given CMOS process, which relies on a predefined set of measured parameters obtained either with a vector network analyzer (VNA), or with a field simulator and a structural model of the silicon environment. The resulting model of the interconnect segment is an n-port with its associated S-parameter matrix.
We start with an initial set of extracted parameters, which is then used as basis for an incremental suite of extrapolations, directed on the individual wire attributes, such as length, width, spacing, metal layer, and neighboring routing information. The individual extrapolation for each wire attribute is possible since the initial extraction of the base parameters is designed to minimize the correlation between the attributes. Furthermore, the inclusion of common design practices, such as orthogonal routing in neighboring metal layers and shielding of bus segments with V DD and ground (GN D), as well as the layout design rules for a specified process, limit the complexity of the initial extraction procedure to a polynomial O N 2 for a maximum of N minimum-width wires between the power grid shielding lines.
The rest of the paper is organized as follows. Sec. II presents the parameter extraction framework for obtaining the initial S-parameter set. Sec. III describes the initial extraction procedure, the incremental extrapolation method, and the subsequent passivity correction. The obtained results are presented and discussed in Sec. IV, while Sec. V concludes the work with a brief summary. 
II. PARAMETER EXTRACTION FRAMEWORK
In this work we use an industry-standard 3D full-wave field simulator [9] to extract the base parameters from an interconnect structural model representing the target technology. Fig. 1 depicts a cross-section through the simulated structure for the 90-nm, 1.0-V digital CMOS process employed within this work. The structure includes a total of 7 copper metal layers within a fluorosilicate glass (FSG) dielectric, separated by spin-on-glass (SOG) etch stop layers, silicon nitride dielectric diffusion barriers, and borophosphosilicate glass (BPSG), and finally bounded by a p-type doped silicon substrate at the bottom and an aluminum-pad grid on the top.
For each metal layer, all the wire structures required for the subsequent extrapolations have been simulated across a frequency range from DC up to the maximum significant frequency. We have selected the maximum frequency for employing the model in SPICE simulations as:
where F knee denotes the knee frequency and N steps is the number of required time steps per rise time (t rise ) during a SPICE transient simulation. A number of 5 steps together with a rounded upper bound for the knee frequency have been chosen for increased frequency validity. As a consequence, for an arbitrary minimum rise time of e.g. 10 ps, a maximum frequency of 250 GHz is obtained. 
III. MULTISTEP EXTRAPOLATION METHOD

A. Initial Extracted Set
The target of our extrapolation procedure is to compute a requested parameter S p1p2 from an available set of extracted results, given the structural details of the interconnect segment, such as the metal layer M k , the wire length l, the set of wire widths [w i ], the set of wire spacings [s i ], and the neighboring routing configurations.
To keep the problem tractable, we need a few simplifying assumptions, which reflect the structure of state-of-the-art high-density digital signal processors. First, the number of parallel wires is limited to n max by introducing a power grid consisting of V DD and GN D shielding lines, which ensure a controlled low-impedance current return path and limit the inductive-coupling effects [3] . Additionally, we assume that the routings in neighboring metal layers occur only in orthogonal directions, to further minimize inductive couplings.
The influence of routed wires in the neighboring layers is considered by introducing a neighboring density factor (NDF) from 100%, for metal planes or very thick wires which cover completely the considered segment, to 0%, for no routings in the neighboring layer. For instance, a segment placed on metal layer M k has an NDF corresponding to the neighbors in M k+1 given by:
where n k+1 is the number of wires, including shielding lines, which cross the segment, w j is the width of each wire, and l k is the length of the segment under consideration. The structural model of an n-wire interconnect segment routed on a given metal layer M k is depicted in Fig. 2 . All wires within the segment have the same length l, but individual widths w i and spacings s i . Additionally, interconnects with distinct wire lengths can be modeled by concatenating several n-port segments [5] . Furthermore, the minimum wire width for i ← 1 to n 27 do w i = w min ; 28
Listing 1: Extraction of the initial parameter set.
w min and wire spacing s min are dictated by the layout design rules for each metal layer. The associated n-port model of the segment is shown in Fig. 3 . Since the model applies an incremental sequence of extrapolations for each individual wire characteristic, the initial extracted set must be chosen in such a way, as to minimize the correlation between wire attributes. Thus, during the extractions, we sweep each attribute, while keeping the other attributes at a neutral value, as shown by the algorithm in Listing 1. First, the segment length is varied, with all wires set to the minimum width and equally-spaced between the bounding power grid, to minimize the influence of width and spacing. Next, the length is kept at an average value for the given metal layer and the width of each wire is varied, while being placed exactly in the middle of the distance between its two direct neighbors, which minimizes the influence of wire length and spacing. An illustration of the variable-width sweep procedure is shown in Fig. 4(a) . After that, a variablespacing sweep is performed sequentially for every wire, as illustrated in Fig. 4(b) , with all the wires kept at minimum width. Finally, the NDF sweeps add the information related to the presence of wires routed in the neighboring layers.
The maximum value N DF max corresponds to the maximum routing density present in the adjacent layer, including the power lines and maximum-width thick wires covering all the length of the segment, as illustrated in Fig. 5 .
B. Incremental Extrapolation
First, the initial set of extracted parameters is parsed in a search for a base parameter for the extrapolation. This base parameter must be the closest-matching value for the requested parameter, i.e. a parameter describing an interconnect segment with the closest attributes to the requested one. To do this, a matching rank is first evaluated and the parameter with the highest matching rank is afterwards selected. Considering a requested parameter S p1p2 , the factors which contribute to the matching rank are as follows: the wire length (contributing to the wire resistance, coupling capacitance, and coupling inductance), the widths of the primary wires (connected to the ports p 1 or p 2 ), which contribute mainly to the wire resistance and coupling capacitance, the spacings of the primary wires, which mainly affect the coupling capacitance, the widths of the secondary wires (not attached to the requested ports p 1 and p 2 ), which mainly influence the coupling inductance, the spacings of the secondary wires, and the NDF, which mainly affect the coupling capacitance.
The matching rank of an extracted parameter is computed as the sum of individual weights for the structural details that match with the requested segment. If a closest-matching parameter is found, then it is used further as the base parameter for the extrapolation. If no structural attributes can be matched with any of the already-extracted results, then the base parameter must be extrapolated from e.g. the variablelength set. Concretely, if the wire length for the requested parameter S p1p2 is l r , then the extrapolated base parameter is computed as:
where M are the magnitude, respectively angle, of S p1p2 for the segment with wire length l i from the initial extracted set. The keyword 'method' designates the desired extrapolation function, which can be e.g. linear, piece-wise cubic, or cubic spline interpolation with smooth derivatives, to name only a few. The results shown in this work have been obtained with a cubic spline interpolation method, which proved to offer the best precision.
The base parameter represents the very first approximation of the requested S p1p2 value. Because in the most cases the structural attributes of the requested segment do not coincide with the attributes related to the base parameter, a set of incremental corrections for each structural element must be further applied as explained in the following. Let's first assume that the wire length related to the base parameter is l b . We extrapolate two parameter values from the length-sweep results, one for l b and one for the requested wire length l r :
The corresponding angle values A are computed in a similar way. Next, two variable-length correction terms Δ l M p1p2 , respectively Δ l A p1p2 are computed as the following differences:
and the variable-length correction is applied to the base parameter as follows:
where w c is a correction weighting factor for the parameter inter-correlations and is therefore data-dependent. Further, to take into account the influence of wire width and spacing, for each wire in the segment the following parameter values are extrapolated: 
, and Δ si A p1p2 as the corresponding differences from the previously-extrapolated values, we apply the variable-width and variable-spacing corrections:
Finally, the variable-NDF correction is computed and applied:
where the correction terms Δ NDF M p1p2 and Δ NDF A p1p2 represent the differences between the extrapolated parameters for the base NDF and for the requested NDF values. Although minimized, a non-zero residual correlation still exists between the individual influences, especially in the case of wire width variation, which has a significant influence on the spacing (see Fig. 4(a) ). Thus, a correction weighting factor w c < 1 is employed, which accounts for the residual correlation and prevents therefore an overscaling of the final corrected value. A further correction of the extrapolated parameters is provided in Sec. III-C.
C. Passivity Enforcement
Both measured and extrapolated S-parameters must exhibit a passive behavior, i.e. the interconnect model must dissipate active power, as opposed to generate it, at any value of the input voltage and at any frequency. We employ here a passivation enforcement criterion based on the correction of the eigenvalues of the admittance matrix [10] . First, the Y-parameter matrix can be computed from the S-parameter matrix as follows:
where, in our case,
· E is the reference conductance matrix, and E is the identity matrix. The passivity criterion requires the real part of the Y matrix to be positive definite [10] , i.e. the eigenvalues of Re {Y} to be all positive. This relatively simple technique ensures both the passivity and the stability of the model. A more detailed discussion on passivity and stability conditions can be found in [11] . We set the negative eigenvalues of Re {Y} to zero and then we recompose the S-parameter matrix from the corrected admittance matrix as: Fig. 6 shows two extracted S-parameters before and after the passivation, for a 10-μm single-wire interconnect segment placed on the M 1 layer. We observe that the passivity correction becomes more substantial as the frequency increases, which shows that measurement and numerical computation errors increase with frequency.
IV. EXPERIMENTAL RESULTS
In order to assess the overall precision of the extrapolation method we have tested a wide range of interconnect segments in the 90-nm technology, with up to six wires per segment and varying from metal 1 up to metal 7. In every case, the evaluation has been performed on a "difficult", non-standard segment configuration, with each wire having an individual width and spacing, randomly assigned with a uniform distribution between the minimum and maximum values allowed by the design rules.
We computed the RMS error (RMSE) between the extrapolated parameters and the parameters obtained with the field simulator, from all the (2n)
2 S-parameters of each segment.
The results for all the investigated configurations are summarized in Fig. 7 , where the angle values have been normalized to 360
• . The maximum absolute errors were 1.8·10 −2 in magnitude and 6.8 degrees in angle. The main causes for the exhibited deviations are given by the residual correlations between the wire attributes, especially width and spacing, the non-optimal passivity correction [10] , [11] , and the precision of the extrapolation method, which is limited by the number of samples available in the initial set.
A more detailed example is depicted in Fig. 8 for a threewire segment in metal 4, with the attributes presented in Tab. I. Only six parameters have been selected for the plot from the complete set of 36, to keep a reasonable amount of visible detail. S 14 , S 25 , and S 36 represent the power wave direct transmission along the three wires, and show substantial losses at the maximum frequency of interest. S 13 , S 24 , and S 35 reflect the crosstalk between wires 3 and 1, 1 and 2, respectively 2 and 3. Here we see that the crosstalk also increases significantly with the frequency. Thus, we can clearly observe that a wide-frequency interconnect model is extremely important to quantify the amount of performance losses at very high switching speeds. Beyond these observations, we can also notice a very good agreement between the extrapolated model and the directly-extracted parameters.
Next, we have tested the extrapolated S-parameter models within transient circuit-level simulations. For this purpose we used a SPICE-level simulator which supports the direct modeling of n-port elements using S, Y, or Z-parameter descriptions [12] . Within our modeling framework, the extrapolated S-parameters are saved as standard Touchstone files which are directly supported by the simulator. The circuit configuration employed for the tests is shown in Fig. 9 , where each wire of the interconnect model is driven and terminated independently.
We have measured the signal delay across each wire with both quiet and switching neighboring lines and we compared the results obtained using our extrapolated S-parameters and the parameters extracted with the field solver. To better quantify the differences we have measured the RMS and relative errors for every series of simulations. First, we have measured the RMS errors on each metal layer, for each number of wires per segment, and for each sweep of the wire attributes. A detailed plot of the RMS errors in the case of metal 5 is depicted in Fig. 10 . Each RMSE value is computed across the parameter sweep range, across the investigated frequency range, and across all S-parameters. After computing the RMSE values we have evaluated the maximum relative delay error obtained across all metal layers and numbers of wires per segment. For each metal layer and for each wire number we have varied individually the segment length, wire widths, wire spacings, and the NDF, and we have evaluated the maximum error from the complete set of simulations. Wire length has been varied between 1 and 500 μm for the local layers (M 1 to M 4 ), between 100 μm and 5 mm for intermediate layers (M 5 and M 6 ) and from 3 mm to 5 cm for the global layer (M 7 ). Additionally, the minimum NDF was always zero, while the maximum NDF varied between 85% and 100% depending on the wire length (see Fig. 5 ).
The evaluated maximum relative errors are shown in Tab. II. The maximum error generally increases with the number of wires per segment, since the total number of S-parameters increases quadratically with the number of wires. As shown by the results, our method achieved delay errors consistently smaller than 12.5%.
V. CONCLUSIONS
In this work we presented a novel wide-bandwidth modeling technique for arbitrary interconnect structures, based on the incremental extrapolation of S-parameters. The method relies on a set of initial base parameters extracted to reflect variations in the structural attributes of interconnect segments, such as wire length, width, spacing, and neighboring routing information. We have presented an extraction sequence for the initial set of parameters which minimizes the correlation between the individual wire attributes. Our method shows a good agreement with the results extracted with an industrystandard full-wave field simulator for a 7-layer 90-nm CMOS process with errors of less than 2·10 −2 in magnitude and 7 degrees in angle across all metal layers. We have tested the extrapolated models within circuit-level transient simulations and obtained a maximum propagation delay error of less than 12.5% across multiple metal layers and wire configurations. The results also show that our method can accurately describe signal integrity issues such as transmission loss and crosstalk over very wide frequency ranges.
